root@205:~# cpuid -1|grep -i tlb
cache and TLB information (2):
0x63: data TLB: 1G pages, 4-way, 4 entries
0x03: data TLB: 4K pages, 4-way, 64 entries
0x76: instruction TLB: 2M/4M pages, fully, 8 entries
0xb5: instruction TLB: 4K, 8-way, 64 entries
0xc1: L2 TLB: 4K/2M pages, 8-way, 1024 entries
L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):
L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):
L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):
L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):
root@205:~#
Here is the output.It says that there are 4 1G entries and 64 4K entries. So TLB can hold 4 hugepages and 64 small pages ? If I don't configure hugepages, can the 4 entries save small pages?
What is the meaning of hex number 0x63 0x03 0x76
User contributions licensed under CC BY-SA 3.0